[ Pobierz całość w formacie PDF ]
Date: Friday, August 25, 2006 Sheet 41 of 43
5 4 3 2 1
1
3
1
3
1
3
1
3
2
2
1
2
2
2
1
2
1
1
3
1
3
2
2
2
1
2
1
5 4 3 2 1
ES1 TO ES2 CHANGE LIST
http://hobi-elektronika.net
EC0 PAGE ALL--ALL POSITION RENAME AFTER ES1 for less position code.
42
EC1 PAGE 27--Add C786,C787 for debug.
EC2 PAGE 30--Change CIR power circuit for reduce leakage issue.
EC3 PAGE 16--Add U56,C789,R660 for correct timing.
EC4 PAGE32---Cahnge C271 , C272 connect from GND to LAN_GND for Broadcom request.
D D
EC5 PAGE31---Add L83,L84,C784,C785 on TPDATA ,TPCLK for EMI request.
EC6 PAGE7,12--Reserve R649~R656 and RP49,RP50 for GMCH GM Version.
EC7 PAGE7---ADD PCIEX16 AC Coupling CAP for can't boot issue.C783~C844 0.1uf.
EC8 PAGE8,9---Modify schematic C273,C277,C338,C403,C848 for Intel platform request.
EC9 PAGE9---Reserve L77~L81 and R143,R258,R657 for GM Version debug.
EC10 PAGE11---SWAP M_CLK_DDR2 and M_CLK_DDR3 AND set SA0_B to low SA1_B to Hi to improve second DIMM can't boot issue.
EC11 PAGE13---Change Y3 pin define from #1,#2 to #1,#4 for correct layout.
EC12 PAGE18---SWAP DDC1BD and PNL_CLK for correct layout.
EC13 PAGE25---Add EAPD function for pop noise.
EC14 PAGE26---Change Q44 to MosFET for HP sense function.
EC15 PAGE27---Reserve R632~R636 for customer request.
EC16 PAGE29---Add ECOLED1# and BATLED1 for customer spec.
EC17 PAGE29---Add ext port for net error to improve net link issue.
EC18 PAGE29---D10 Reverse and mount R585 FOR CORRECT circuit.
C C
EC19 PAGE29---Pull-up E-MAIL# and INTERNET# signal for Auto power on issue.
EC20 PAGE30---Change CIR CONN CON24 from 10pin to 12pin for add BATTERY LED1.
EC21 PAGE32---SWAP LAN Signal P0~3 and M0~3 for correct layout.
EC22 PAGE32---SWAP SATA Signal TXP and TXN for correct layout.
EC23 PAGE33---SWAP TMDS0~2+ and TMDS0~2- for correct layout.
EC24 PAGE33---Change U2,U3 pin define pin3 to GND AND pin5 to VCC for correct layout.
EC25 PAGE33---ADD LP12~LP15 for EMI issue.
EC26 PAGE33---Change net CON7#15 to DDCCLK CON7#16 to DDCDATA for 5V level I2C.
EC27 PAGE27---Change SW2 pin 3 to GND for coreect layout.
EC28 PAGE15---Change The GPIO PIN to GPI pin.
EC29 PAGE28--- U29#2,#3 Change from VCC5 to 5VPCU for USB port Charge function when S3,S4 AC mode.
EC30 PAGE29---Add EC0_LED1# and BAT_LED1 CONTROL PIN.
EC31 PAGE31--Change R267 from 4.7K to 1K for customer request.
EC32 PAGE31---DEL R276 because double pull-high resistor.
EC33 PAGE33---SWAP U4#1,U4#44 for correct layout.
B B
EC34 PAGE34---Change from one phase solution to 2 phase solution for Merom supporting.
EC35 PAGE36; PAGE38---For optimize ATI M56 performance and mechanical required high limit changed.
EC36 PAGE38---Change 9VPCU solution to 15VPCU solution for power saving during S4 & S5.
EC37 PAGE39;40---For power saving suring S4 & S5.
EC38 PAGE29,30---Change CIR circuit for customer request.
EC39 PAGE31---Reserve R661 PAD for debug broadcom request.
ES2 TO PP CHANGE LIST
EC40 PAGE36---Due to ES2 wrong schematic, add PR242 for low side Rdson sense.
EC41 PAGE30---Change RF-LED green Color to match spec.
EC42 PAGE36---Delete PL17, and change PL3 to single large inductor, due to mechanical lift maximum 3mm hight!!
EC43 PAGE30---Delete Q29 DIMM signal for DRD spec.
EC44 PAGE14,27---Change Mini_PCIE circuit to other PCIE bus from SB to avoid same with new card PCIE bus for correct design.
A A
EC45 PAGE13---Add CON28 for CMOS BATTERY leakage and deformed issue ,beacause thermal issue.
EC46 PAGE27,30---Add U57 R664,R665 for LED off ,when wireless lan doesn't install , The LED can't be controlled by EC It is always off.
EC47 PAGE13---Delete the internal link for CMOS BATTERY deform issue.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
B 3A
B 3A
B 3A
Date: Friday, August 25, 2006 Sheet 42 of 43
Date: Friday, August 25, 2006 Sheet 42 of 43
Date: Friday, August 25, 2006 Sheet 42 of 43
5 4 3 2 1
5 4 3 2 1
PP TO IRT CHANGE LIST
http://hobi-elektronika.net
EC48 PAGE13---Delete G1 short PAD Because non-using.Change RTCRST# net for SW can't clear CMOS issue.
43
EC49 PAGE29---Delete FW PROGRAM SW SET.Original for debug using.
EC50 PAGE27---ADD R664,R665 for when the mini pcie haven't device install on it the led will be disable.
EC51 PAGE26---Change BUZZER power to S0 power to improve leakage issue.
EC52 PAGE29---ADD CIR_SET NET TO EC FOR SOFTWARE DETECT DIP SW ON OR OFF.
D D
EC53 PAGE14---Swap MINI CARD PCI-E and EXPRESS CARD (NEW CARD) signal junction to ICH7 for Software request.
EC54 PAGE15---Change SWI# and MXM_THERM# Power rail to RVCC3 for improve leakage when S5.
EC55 PAGE30---Add Q12,Q46 for E-Mail and Internet EC detect signal ,when S4,S5 can power on.
EC56 PAGE30---modify CIR power circuit support battery mode power on.
EC57 PAGE36---reserve PR174 and PQ68 pad for powerplay control.
EC58 PAGE13---Change RTCRST# net to VCCRTC for CMOS clear function "date and time".
EC59 PAGE3---Change THRMTRIP# net for low temperature can't boot issue.
EC60 PAGE31---Add C790,C791 for 3V singnal drop issue when initial boot.
EC61 PAGE37---Reserve PC136,PC177,PC178,PC181 and C796 for keep VCC 1.8 at right level when run 3D mark.
C C
B B
A A
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
B WR1D 3A
B WR1D 3A
B WR1D 3A
Date: Friday, August 25, 2006 Sheet 43 of 43
Date: Friday, August 25, 2006 Sheet 43 of 43
Date: Friday, August 25, 2006 Sheet 43 of 43
5 4 3 2 1
[ Pobierz całość w formacie PDF ]